

MAIN MEMORY STORAGE CONTROLLER MEMORY ACCESS CONTROLLER 28 SCU 16 13 CPU1 တှ -29 **2**0 **-**COHERENT CONTROLLER \$ CPU0 26 725 3 CACHE TAG SECTION 7 -31 2 CACHE DATA CONTROLLER CACHE DATA SECTION


F16. 2




F1G. 3



F1G. 4





F1G. 6




FIG. 7








FIG. 8









F16. 12

